


# Fabrication and Transfer of Flexible Few-Layers MoS<sub>2</sub> Thin Film Transistors to Any Arbitrary Substrate

Giovanni A. Salvatore,<sup>†,\*</sup> Niko Münzenrieder,<sup>†</sup> Clément Barraud,<sup>‡</sup> Luisa Petti,<sup>†</sup> Christoph Zysset,<sup>†</sup> Lars Büthe,<sup>†</sup> Klaus Ensslin,<sup>‡</sup> and Gerhard Tröster<sup>†</sup>

<sup>†</sup>Electronics Laboratory, Swiss Federal Institute of Technology, ETZ Gloriastrasse 35, Zürich, 8092, Switzerland, and <sup>‡</sup>Nanophysics Laboratory, Swiss Federal Institute of Technology, HPF Schafmattstrasse 16, Zürich, 8093, Switzerland

## ABSTRACT

Recently, transition metal dichalcogenides (TMDCs) have attracted interest thanks to their large field effective mobility ( $>100 \text{ cm}^2/\text{V} \cdot \text{s}$ ), sizable band gap (around 1–2 eV), and mechanical properties, which make them suitable for high performance and flexible electronics. In this paper, we present a process scheme enabling the fabrication and transfer of few-layers MoS<sub>2</sub> thin film transistors from a silicon template to any arbitrary organic or inorganic and flexible or rigid substrate or support. The two-dimensional semiconductor is mechanically exfoliated from a bulk crystal on a silicon/polyvinyl alcohol (PVA)/polymethyl methacrylate (PMMA) stack optimized to ensure high contrast for the identification of subnanometer thick flakes. Thin film transistors (TFTs) with structured source/drain and gate electrodes are fabricated following a designed procedure including steps of UV lithography, wet etching, and atomic layer deposited (ALD) dielectric. Successively, after the dissolution of the PVA sacrificial layer in water, the PMMA film, with the devices on top, can be transferred to another substrate of choice. Here, we transferred the devices on a polyimide plastic foil and studied the performance when tensile strain is applied parallel to the TFT channel. We measured an electron field effective mobility of  $19 \text{ cm}^2/(\text{V} \cdot \text{s})$ , an  $I_{\text{on}}/I_{\text{off}}$  ratio greater than  $10^6$ , a gate leakage current as low as  $0.3 \text{ pA}/\mu\text{m}$ , and a subthreshold swing of about  $250 \text{ mV}/\text{dec}$ . The devices continue to work when bent to a radius of  $5 \text{ mm}$  and after 10 consecutive bending cycles. The proposed fabrication strategy can be extended to any kind of 2D materials and enable the realization of electronic circuits and optical devices easily transferrable to any other support.



**KEYWORDS:** MoS<sub>2</sub> · flexible electronics · graphene · transition metal dichalcogenides · mobility · bending radius · transfer technique

The development of high speed and low power circuits on mechanically flexible substrates may enable new applications in electronics, sensing, and energy.<sup>1–7</sup> Over the last decades, great progress in the printing and transfer of single-crystalline, inorganic micro- and nanostructures on plastic substrates has been achieved through various process schemes.<sup>3,8–13</sup> However, combining large scale integration and high performance remains still challenging and the quest for high mobility and low temperature processable materials is very actual. Recently, the advances in processing graphene sheets<sup>14</sup> has renewed the interest of the scientific community for two-dimensional materials and their remarkable electronic and optical attributes.<sup>15,16</sup> These materials can stand

high mechanical strain thanks to their strong in-plane bonding; at the same time, their only few-atomic layer thickness provides high flexibility. In addition, chemical vapor deposition (CVD) growth<sup>17,18</sup> could lead to large area integration. This class of 2D materials provides also a complete set of electronic properties ranging from metal-like behavior (graphene), semiconductors (transition metal dichalcogenides (TMDCs)), to dielectrics with a large band gap (like boron nitride (BN)). Charge carrier in graphene can display an exceptionally high mobility exceeding  $10^5 \text{ cm}^2/(\text{V} \cdot \text{s})$  at room temperature;<sup>19</sup> however, graphene lacks an intrinsic band gap and field-effect transistors made from graphene cannot be effectively switched off and have low on/off switching ratios. In contrast, several 2D

\* Address correspondence to giovanni.salvatore@ife.ee.ethz.ch.

Received for review June 26, 2013 and accepted August 30, 2013.

Published online August 30, 2013  
10.1021/nn403248y

© 2013 American Chemical Society

TMDCs, such as MoS<sub>2</sub>, MoSe<sub>2</sub>, WS<sub>2</sub>, and WSe<sub>2</sub>, possess an intrinsic and sizable band gap of around 1–2 eV<sup>20,21</sup> and charge carriers mobility larger than 100 cm<sup>2</sup>/(V s),<sup>22–24</sup> allowing applications such as transistors, photodetectors, and electroluminescent devices. Mechanical measurements performed on single-layer MoS<sub>2</sub> show that it is 30 times as strong as steel and can be deformed up to 11% before breaking,<sup>25</sup> which makes this material one of the strongest and most resilient semiconducting materials advantageous for flexible substrates. After the demonstration of a 200 cm<sup>2</sup>/(V s) mobility for a single-layer MoS<sub>2</sub> transistor with high-K dielectric<sup>22</sup> in 2011, much work has been focused mostly on rigid substrates.<sup>23,26–28</sup> Few results have been shown on flexible substrates,<sup>29–31</sup> despite the fact that high-performance flexible electronics remain one of the most promising applications.<sup>32</sup> Reproduced on plastic, the same performance measured on silicon is challenging because of the difficulties in combining low temperature processing, high-K dielectric integration, and high quality TMDCs materials. Recently, Chang *et al.* reported flexible MoS<sub>2</sub> TFTs with high-K dielectric showing a mobility as high as 30 cm<sup>2</sup>/(V s) and excellent mechanical stability.<sup>31</sup> To date, however, there is no designed and reproducible procedure enabling the microfabrication of few-layers TMDCs transistors on flexible substrate with high-K dielectric and structured source, drain, and gate metallic contacts, indispensable for the fabrication of electronic circuits.

In this paper, we present a process scheme which allows the identification of mechanically exfoliated

single or few-layer thick MoS<sub>2</sub> flakes on a Si/PVA/PMMA substrate and the microfabrication of thin film transistors with high-K dielectric and structured source, drain, and gate electrodes. The devices are fully fabricated on the aforementioned substrate and can be transferred to any destination support after the dissolution of the PVA sacrificial layer in water and the release of the PMMA membrane. Here, we transferred the TFTs onto a 50 μm thick polyimide substrate and characterized them in the flat condition, when bent to 10 mm and 5 mm radius and after 10 consecutive bending cycles. The devices show an electron field effective mobility of 19 cm<sup>2</sup>/(V s), an  $I_{\text{on}}/I_{\text{off}}$  ratio greater than 10<sup>6</sup>, a gate leakage current as low as 0.3 pA/μm, and a subthreshold swing of about 250 mV/dec.

## RESULTS AND DISCUSSION

Mechanical exfoliation through an adhesive tape technique is an easy and fast way to produce thin and good quality flakes of two-dimensional layered materials<sup>16</sup> processable with standard lithography techniques. Similar to the pioneer work of C. R. Dean,<sup>33</sup> we exfoliated MoS<sub>2</sub> flakes on top of a Si/PVA/PMMA substrate in order to successively dissolve the PVA layer in water and mechanically transfer the PMMA membrane onto the destination substrate. A good optical contrast is important to easily identify and locate, at the optical microscope, single or few-layer thick flakes. By using a model based on the Fresnel's law,<sup>34</sup> we investigated the dependence of the contrast on the PMMA thickness while keeping the PVA





Figure 1. (a) Contrast dependence on the PMMA thickness for MoS<sub>2</sub>, WSe<sub>2</sub> and graphene. The calculation is based on Fresnel's law and the contrast is integrated over the wavelength range 400–800 nm assuming white light illumination and no optical filters. The template consists of a semi-infinite silicon layer whose refractive index is wavelength-dependent, a PVA layer of 100 nm with  $n = 1.52$ , and the PMMA film with  $n = 1.49$ . MoS<sub>2</sub>, WSe<sub>2</sub>, and graphene have  $n = 6$ , 5, and 2.6-i1.3, respectively. An optimal thickness of 200 nm is chosen for the PMMA film. The calculation is validated in the case of graphene/SiO<sub>2</sub>/Si template with the oxide thickness as variable (SiO<sub>2</sub> is modeled with a refractive index of 1.46<sup>34</sup>). The curve shows the well-known peaks at 90 and 285 nm. (b) Optical microscope picture of a 10 × 15 μm<sup>2</sup> large flake. (c) Atomic force microscopy (AFM) of the same flake shown in (b). The thickness is about 3.5 nm, corresponding to 5–6 atomic layers.




**Figure 2.** Process scheme for the fabrication of MoS<sub>2</sub> thin film transistors. (a) After the identification of the flake (same as Figure 1b,c), source/drain contacts are formed by evaporation of a 100 nm Au thin film, UV-lithography patterning, and K<sub>2</sub> + I<sub>2</sub> wet etching. (b) Al<sub>2</sub>O<sub>3</sub> (25 nm) and 50 nm of e-beam evaporated Cu forms the gate dielectric and the gate contact, respectively. (c) After the device fabrication, the chip is made to float in water to release the top PMMA membrane after the dissolution of the PVA film. (d) After 10 min (for a 2 × 2 cm<sup>2</sup> chip), the PMMA membrane is floating in water, while the chip sinks to the bottom of the beaker. (e) The membrane, with the MoS<sub>2</sub> transistors on top, is transferred onto a polyimide foil acting as destination substrate. The foil is dipped into water in the proximity of the membrane and then lifted up. (f) The foil is then baked for 10 min at 70 °C to evaporate the remaining water and to improve the adhesion.

thickness constant (100 nm). We assumed a refractive index,  $n$ , of 1.52 and 1.49 for PVA and PMMA, respectively.<sup>35,36</sup> MoS<sub>2</sub> is modeled by  $n = 6$  and a thickness,  $d$ , of 0.65 nm for a single layer.<sup>37</sup> The silicon layer, instead, has been considered semi-infinite, with a refractive index which is wavelength dependent.<sup>34</sup> The contrast was integrated over the visible spectrum ( $\lambda = 400\text{--}800$  nm) under the hypothesis of white light illumination and the absence of any optical filter. We repeated the calculation for graphene ( $d = 0.34$  nm,  $n = 2.6\text{--}i1.3$ )<sup>34</sup> and WSe<sub>2</sub> ( $d = 0.65$  nm,  $n = 5.38$ ),<sup>38</sup> which exhibits a p-type behavior,<sup>24</sup> hence, useful for complementary logic circuits if combined with MoS<sub>2</sub>. Based on the results shown in Figure 1a, we selected an optimum thickness of 200 nm for the PMMA film. In our experiments, flakes with thicknesses between 3.5 and 10 nm were selected by optical microscope and then characterized by atomic force microscopy (AFM). Figure 1b, c show an optical microscope picture and the corresponding AFM image of a 3.5 nm thick flake on the Si/PVA/PMMA chip.

After the identification of the flake, we deposited by electron beam evaporation a continuous 100 nm layer

of Au and patterned it by UV-lithography for source/drain contacts areas definition (Figure 2a). The Au layer was etched by a K<sub>2</sub> + I<sub>2</sub> solution. To guarantee good electrical coupling between the gate and the transistor channel and to enhance screening effect and reduce Coulomb scattering,<sup>22,39</sup> we deposited 25 nm of Al<sub>2</sub>O<sub>3</sub> ( $\epsilon_r \approx 9.5$ ) by atomic layer deposition (ALD) technique. The deposition temperature is 150 °C and it is also the maximum temperature achieved during the process. Top gate consists of 50 nm of e-beam evaporated Cu, which is patterned by UV lithography and wet etched by iron chloride hexahydrate solution (Figure 2b). After the completion of the device fabrication, the PVA layer is dissolved with water in order to release the PMMA membrane on top the TFTs (Figure 2c). For a 2 × 2 cm<sup>2</sup> chip, the release phase takes about 10 min, after which the PMMA layer is floating on water (Figure 2d). In this study, we transferred the PMMA thin film directly onto a 50  $\mu$ m thick polyimide foil in order to study the electrical performance while bending (Figure 2e and Figure S1 in Supporting Information). The polyimide-membrane sample is baked at 70 °C for 10 min to evaporate the remaining water and was found to improve the adhesion between the two layers (Figure 2f).

After the transfer, we electrically characterized our devices in flat conditions. An example of the transfer and output characteristic and of C–V measurement is shown in Figure 3. The devices exhibit an  $I_{\text{on}}/I_{\text{off}}$  ratio greater than 10<sup>6</sup>, with an off current as low as 0.3 pA/ $\mu$ m and a subthreshold swing of about 250 mV/dec. The use of Cu (work function about 4.65 eV) as metal for the top gate contact sets a negative threshold voltage of about –2 V. A non-optimum gate electrostatic control of the transport in the channel is responsible of the threshold shift observed in the  $I_D$  curve for low and high gate voltage. This is explained by the bad quality of MoS<sub>2</sub>/oxide interface, which will be better analyzed later on. The relatively high value for the subthreshold swing and the hysteretic behavior in the transfer characteristic can also be ascribed to the same cause. Through the  $I_D/\sqrt{g_m}$  method<sup>40</sup> we extracted a field effect mobility of about 19 cm<sup>2</sup>/(V s) (see Figure S2 in Supporting Information). Such value is in good agreement with previously reported works on flexible substrate<sup>30,31</sup> and with nonencapsulated structures.<sup>22</sup> Double gate architecture with high-K gate dielectric could reveal higher mobility and reproduce, on plastic, the performance already demonstrated in similar structures on rigid substrate.<sup>22,23</sup> Gold source and drain contacts show a linear-like behavior (see Figure S3 in Supporting Information), however, the use of low work-function materials<sup>23</sup> for source/drain contacts could further reduce the contact resistance. The  $I_D$ – $V_{\text{DS}}$  curves show a saturating behavior, and the output resistance,  $1/g_{\text{DS}}$ , is about 1.5 M $\Omega$  at  $V_{\text{D}} = V_{\text{GS}} = 2$  V for a TFT with channel width/length of 10  $\mu$ m/4.3  $\mu$ m (Figures 3b and S4 in



**Figure 3.** Electrical characterization of a MoS<sub>2</sub> transistor on a polyimide foil. The measurements have been performed in flat condition and refer to the 3.5 nm flake of Figure 1b,c. (a) Transfer characteristic of a transistor with a channel length and width of 4.3 and 10 μm, respectively. The device shows a mobility of 19 cm<sup>2</sup>/Vs, a  $I_{\text{on}}/I_{\text{off}}$  greater than 10<sup>6</sup>, and a subthreshold slope of 250 mV. The threshold voltage is about −2 V. The shift of the  $I_{\text{d}}-V_{\text{g}}$  curve for low and high  $V_{\text{D}}$  could be explained by charge traps present at the MoS<sub>2</sub>/oxide interface. The inset shows the same curves in linear scale. (b) Output characteristic of the same device. The curves show a saturating behavior and the calculated output resistance for  $V_{\text{D}} = V_{\text{GS}} = 2$  V is about 1.5 MΩ. (c) Capacitance–voltage measurements performed with source and drain grounded at a frequency of 1 MHz.

Supporting Information). For the same device, the intrinsic gain  $g_{\text{m}}/g_{\text{DS}}$ , where  $g_{\text{m}}$  is the transconductance  $\partial I_{\text{D}}/\partial V_{\text{GS}}$ , is about 16 at  $V_{\text{D}} = V_{\text{GS}} = 2$  V (see Figure S4 in Supporting Information).

To understand the origin of the aforementioned poor MoS<sub>2</sub>/oxide interface, we have studied the surface of the channel region by atomic force microscopy (AFM) in tapping mode before and after the source/drain gold deposition and etching. The AFM images (see Figure 4) highlight a rougher surface of the MoS<sub>2</sub> after contacts deposition and etching if compared to the preprocessed flake surface. Process residues lying on top of the channel can be seen in the AFM images (see Figure 4e). They could be the origin of interface trap charges which could affect the device electronic properties and impact on the poor subthreshold swing and hysteretic behavior observed in the transfer characteristic. Similar effects are observed in graphene transistors.<sup>41,42</sup> It is worth mentioning that lift-off, acetone cleaning, O<sub>2</sub> plasma, or Ar/H<sub>2</sub> annealing cannot be used in our process scheme because of the fragile PMMA layer. The optimization of the Au etching could lead to a cleaner surface.

The interface charge density can be extracted through a very simple model. In fact, the subthreshold swing of a transistor can be written as<sup>43,44</sup>

$$SS = \frac{k_{\text{B}}T}{q} \ln 10 \left( 1 + \frac{C_{\text{s}}}{C_{\text{OX}}} + \frac{C_{\text{IT}}}{C_{\text{OX}}} \right) \quad (1)$$


where  $k_{\text{B}}$  is the Boltzmann constant,  $T$  is the temperature,  $q$  is the electron charge,  $C_{\text{s}}$ ,  $C_{\text{OX}}$ , and  $C_{\text{IT}}$  are the semiconductor, the dielectric, and the interface charge

capacitances, respectively. Under the hypothesis of an ideal interface ( $C_{\text{IT}} = 0$ ) and of a perfect gate-channel coupling ( $C_{\text{s}}/C_{\text{OX}} \approx 0$ ), which is usually the case in ultra-thin body transistors, the subthreshold swing reaches the ideal value of 60 mV/dec. Taking such values as reference, we found a  $C_{\text{IT}}$  of about  $10.2 \times 10^{-7}$  F/cm<sup>2</sup> and a density of charge  $D_{\text{IT}} = 6.4 \times 10^{12}$  cm<sup>-2</sup> (see Supporting Information for more details).


To study the flexibility of the TFTs on the polyimide substrate, we bent the devices around rods (Figure S5 in Supporting Information) with a radius of 10 and 5 mm, corresponding to a strain level of 0.3% and 0.5% respectively, in a way that tensile strain is applied parallel to the TFT channel. Subthreshold swing, mobility, and  $I_{\text{D}}$  current levels remain almost constant, as is also shown in other works<sup>30,31</sup> (Figure 5a). The  $I_{\text{on}}/I_{\text{off}}$  ratio remains greater than 10<sup>5</sup>, with an  $I_{\text{off}}$  current smaller than 1 pA/μm, while gate leakage is as low as 0.3 pA/μm for the full range of operations. We also observed a gradual threshold voltage shift toward left when strain is applied, as shown in the  $C-V$  measurements of Figure 5b. In particular, for the device of Figure 3, we extracted, through the Ghibaudo's method,<sup>40</sup> values of −2.12, −2.18, and −2.23 V for flat, 10 mm, and 5 mm bending radii, respectively (see Figure S6a in Supporting Information, which shows the output characteristic).

To evaluate the influence of multiple bending, the flexible transistors were characterized before and after 10 cycles at 10 mm as minimum bending radius (see Figure S5 in Supporting Information). We noticed a





**Figure 4.** Two examples of atomic force microscopy (AFM) surface analysis of the channel area before and after the Au source/drain structuring. (a, d) Flakes before the Au deposition exhibits an average surface roughness of about 0.3 nm. (b, e) Flakes after the Au deposition and etching shows an average surface roughness greater than 4–5 nm. Process residuals are clearly visible in the AFM images. (c, f) Hysteretic behavior of the transfer characteristic ( $V_D = 0.1$  V) for TFTs corresponding to flake in (b, e). The hysteresis as well as the large subthreshold swing is thus explained by interface trap charges present at the MoS<sub>2</sub>/oxide interface.



**Figure 5.** Electrical performance of a flexible MoS<sub>2</sub> transistor under strain. The device is the same as Figure 3. (a) Drain current plotted against the gate overdrive,  $V_{GS} - V_{TH}$ , shows a slight increase when the device is bent to 10 and 5 mm. (b)  $C-V$  measurements show a shift of the threshold voltage toward left, while the capacitance levels remain almost unaltered for all regions of the operation (depletion, weak and strong inversion). (c) Transfer characteristics of the device after 10 consecutive bending cycles at 10 mm bending radius. We observed a decrease of a factor 1/2 of the current level in strong inversion compared to flat condition. (d)  $C-V$  measurement before and after 10 bending cycles. A shift of the threshold voltage toward left confirms the behavior observed in (b). We noticed also a decrease of 2.5% of the capacitance level in strong inversion. Hence, the deterioration of the drain current in strong inversion highlighted in (c) is mostly explained by conduction mechanism and not by a dielectric degradation.

deterioration of the performance in terms of current levels. The drain current in strong inversion decreased of a factor 1/2 (see the  $I_D-V_{GS}$  plot in linear scale in Figure 5c) if compared to the curves in the flat condition (see also Supporting Information for the output characteristic). This mechanism is explained by a degradation of the transistor conduction mechanisms, hence, by an increase of the source/drain contact resistance or by the deterioration of the semiconductor mobility. In fact, the ALD dielectric properties remain unaltered as is visible from the gate capacitance, which decreased only by 2.5% in strong inversion (Figure 5d). This effect is mirrored by a decrease of the  $I_{on}/I_{off}$  ratio. A shift of the threshold voltage toward left of about 350 mV and a subthreshold swing deterioration is also observed. Gate leakage and  $I_{off}$  current remained almost unchanged. The devices do not withstand a long cycling test (<20 cycles). The poor robustness could be due to the large interface charge density, which could play a role in long time fatigue test, contacts degradation, and cracks across the flakes.

## CONCLUSIONS

In conclusion, we have shown a universal process scheme to fabricate MoS<sub>2</sub> thin film transistors on a

carrier template and then transfer them onto potentially any type of substrate material. The devices are fully fabricated on a silicon/PVA/PMMA chip and consist of top gate architecture with Au source and drain, Al<sub>2</sub>O<sub>3</sub> dielectric, and Cu gate electrode. After the completion of the fabrication, PVA is dissolved in water and the PMMA film is released. As first demonstration, we transferred the TFTs onto a polyimide foil and studied the performance while bending. We measured a mobility of 19 cm<sup>2</sup>/(V s), an  $I_{on}/I_{off}$  ratio greater than 10<sup>6</sup>, and a threshold voltage of about -2 V. The observed hysteretic behavior of the transfer characteristic is explained by the presence of trap charges at the MoS<sub>2</sub>/oxide interface after etching of source and drain contacts. The devices continue to work with almost unchanged performance when bent down to a 5 mm bending radius. After 10 consecutive bending cycles, we noticed a decrease of the current in strong inversion, which we explained by channel conduction deterioration rather than oxide degradation. The proposed fabrication strategy can be extended to any kind of 2D materials and could enable the realization of electronic circuits and optical devices easily transferrable to any other support like flexible substrate.

## MATERIAL AND METHODS

**Contrast Calculation.** The contrast has been calculated similarly to the method reported for graphene,<sup>34</sup> with the only difference that it has been integrated over the visible spectrum under the assumption of white light illumination. To validate the method, we calculated the contrast for a Si/SiO<sub>2</sub> template in the case of a graphene single layer and we obtained the two known peaks at 90 and 285 nm as SiO<sub>2</sub> thickness.

**Device Fabrication.** The Si/PVA/PMMA substrate was prepared by spin coating 100 nm of PVA (Sigma Aldrich) and 200 nm of PMMA (495k molecular weight from Micro-Chem) both at 4000 rpm for 50 s. MoS<sub>2</sub> devices were mechanically exfoliated from commercial crystals (SPI supplies). Source/drain were formed by electron-beam evaporating of 100 nm Au layer, defined by standard UV lithography using AZ1518 positive resist and etched by K<sub>2</sub> + I<sub>2</sub> solution. The option of using a thin layer of chromium as adhesion layer has been evaluated but because of the difficulties in etching the layer we noticed short circuits between source and drain contacts. The gate dielectric consists of 25 nm of Al<sub>2</sub>O<sub>3</sub> deposited by ALD at 150 °C. Gate contact is an evaporated 50 nm layer of Cu which is patterned by UV-lithography and etched by a by iron chloride hexahydrate solution. The resist removal is performed by a blank exposure and by a subsequent development step (Microprosit developer). The devices are fully fabricated on the Si/PVA/PMMA substrate and then placed in water to release the PMMA membrane after the dissolution of the PVA layer. The release phase takes about 10 min in the case of a 2 × 2 cm<sup>2</sup> chip and can be facilitated by smoothly and carefully scratching the edges of the chip. The floating PMMA membrane is transferred onto a 50 μm polyimide foil which is dipped in water and then lifted up in proximity of the PMMA layer. The polyimide-PMMA membrane is baked at 70 °C for 10 min in order to evaporate the remaining water and to improve the adhesion.

**Devices Characterization.** Asylum AFM was used to characterize the thickness and surface of the MoS<sub>2</sub> flakes. The roughness analysis has been performed by the Gwyddion software.

Electrical characterization is performed by HP analyzer. Capacitance measurements are performed at 1 MHz after proper calibration. The measurements under bent condition are done by attaching the devices around a metallic rod of the desired radius with a double-side scotch tape. Bending cycles are performed by placing the device in a home-built machine that bends the foil to a 10 mm bending radius.

**Conflict of Interest:** The authors declare no competing financial interest.

**Acknowledgment.** This study was supported by FLEXIBILITY Project as part of the VII framework program. We thank Tobias Morf and Thomas Mathis for parylene evaporation and Bruno Dlubak for discussions about the visibility calculations

**Supporting Information Available:** Picture of the membrane after the transfer on the polyimide substrate, the  $I_D-V_D$  at low voltage, the mobility extraction method, the  $g_m$ ,  $g_{DS}$ , and intrinsic gain, the  $g_m/I_D$  and  $g_m/C$  plots, a description of the bending tests and the corresponding output characteristics. This material is available free of charge via the Internet at <http://pubs.acs.org>

## REFERENCES AND NOTES

1. Wong, W. S.; Salleo, A., *Flexible Electronics: Materials and Applications*; Springer: New York, 2009.
2. Rogers, J. A.; Bao, Z.; Baldwin, K.; Dodabalapur, A.; Crone, B.; Raju, V.; Kuck, V.; Katz, H.; Amundson, K.; Ewing, J. Paper-Like Electronic Displays: Large-Area Rubber-Stamped Plastic Sheets of Electronics and Microencapsulated Electrophoretic Inks. *Proc. Natl. Acad. Sci. U.S.A.* **2001**, *98*, 4835–4840.
3. Rogers, J. A.; Huang, Y. A Curvy, Stretchy Future for Electronics. *Proc. Natl. Acad. Sci. U.S.A.* **2009**, *106*, 10875–10876.
4. Crawford, G., *Flexible Flat Panel Displays*; Wiley: New York, 2005.

5. Someya, T.; Sekitani, T.; Iba, S.; Kato, Y.; Kawaguchi, H.; Sakurai, T. A Large-Area, Flexible Pressure Sensor Matrix with Organic Field-Effect Transistors for Artificial Skin Applications. *Proc. Natl. Acad. Sci. U.S.A.* **2004**, *101*, 9966–9970.
6. Krebs, F. C.; Gevorgyan, S. A.; Alstrup, J. A Roll-to-Roll Process to Flexible Polymer Solar Cells: Model Studies, Manufacture and Operational Stability Studies. *J. Mater. Chem.* **2009**, *19*, 5442–5451.
7. Munzenrieder, N.; Petti, L.; Zysset, C.; Salvatore, G.; Kinkeldei, T.; Perumal, C.; Carta, C.; Ellinger, F.; Troster, G. Flexible a-IGZO TFT Amplifier Fabricated on a Free Standing Polyimide Foil Operating at 1.2 MHz while Bent to a Radius of 5 mm *International Electron Devices Meeting IEEE (IEDM)*; **2012**; pp 5.2. 1–5.2. 4.
8. Park, S.-I.; Xiong, Y.; Kim, R.-H.; Elvikis, P.; Meitl, M.; Kim, D.-H.; Wu, J.; Yoon, J.; Yu, C.-J.; Liu, Z. Printed Ssemblies of Inorganic Light-Emitting Diodes for Deformable and Semitransparent Displays. *Science* **2009**, *325*, 977–981.
9. Yoon, J.; Baca, A. J.; Park, S.-I.; Elvikis, P.; Geddes, J. B.; Li, L.; Kim, R. H.; Xiao, J.; Wang, S.; Kim, T.-H. Ultrathin Silicon Solar Microcells for Semitransparent, Mechanically Flexible and Microconcentrator Module Designs. *Nat. Mater.* **2008**, *7*, 907–915.
10. Sirringhaus, H.; Kawase, T.; Friend, R.; Shimoda, T.; Inbasekaran, M.; Wu, W.; Woo, E. High-Resolution Inkjet Printing of All-Polymer Transistor Circuits. *Science* **2000**, *290*, 2123–2126.
11. Rogers, J. A.; Someya, T.; Huang, Y. Materials and Mechanics for Stretchable Electronics. *Science* **2010**, *327*, 1603–1607.
12. Wang, C.; Chien, J.-C.; Takeji, K.; Takahashi, T.; Nah, J.; Niknejad, A. M.; Javey, A. Extremely Bendable, High-Performance Integrated Circuits Using Semiconducting Carbon Nanotube Networks for Digital, Analog, and Radio-Frequency Applications. *Nano Lett.* **2012**, *12*, 1527–1533.
13. Fan, Z.; Ho, J. C.; Jacobson, Z. A.; Yerushalmi, R.; Alley, R. L.; Razavi, H.; Javey, A. Wafer-Scale Assembly of Highly Ordered Semiconductor Nanowire Arrays by Contact Printing. *Nano Lett.* **2008**, *8*, 20–25.
14. Novoselov, K.; Geim, A. K.; Morozov, S.; Jiang, D.; Zhang, Y.; Dubonos, S.; Grigorieva, I.; Firsov, A. Electric Field Effect in Atomically Thin Carbon Films. *Science* **2004**, *306*, 666–669.
15. Geim, A. K. Graphene: Status and Prospects. *Science* **2009**, *324*, 1530–1534.
16. Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S. V.; Geim, A. K. Two-Dimensional Atomic Crystals. *Proc. Natl. Acad. Sci. U.S.A.* **2005**, *102*, 10451–10453.
17. Liu, K.-K.; Zhang, W.; Lee, Y.-H.; Lin, Y.-C.; Chang, M.-T.; Su, C.-Y.; Chang, C.-S.; Li, H.; Shi, Y.; Zhang, H.; Lai, C.-S.; et al. Growth of Large-Area and Highly Crystalline MoS<sub>2</sub> Thin Layers on Insulating Substrates. *Nano Lett.* **2012**, *12*, 1538–1544.
18. Zhan, Y.; Liu, Z.; Najmaei, S.; Ajayan, P. M.; Lou, J. Large-Area Vapor-Phase Growth and Characterization of MoS<sub>2</sub> Atomic Layers on a SiO<sub>2</sub> Substrate. *Small* **2012**, *8*, 966–971.
19. Mayorov, A. S.; Gorbachev, R. V.; Morozov, S. V.; Britnell, L.; Jalil, R.; Ponomarenko, L. A.; Blake, P.; Novoselov, K. S.; Watanabe, K.; Taniguchi, T. Micrometer-Scale Ballistic Transport in Encapsulated Graphene at Room Temperature. *Nano Lett.* **2011**, *11*, 2396–2399.
20. Wilson, J. A.; Yoffe, A. D. The Transition Metal Dichalcogenides Discussion and Interpretation of the Observed Optical, Electrical and Structural Properties. *Adv. Phys.* **1969**, *18*, 193–335.
21. Yoffe, A. D. Layer Compounds. *Annu. Rev. Mater. Sci.* **1973**, *3*, 147–170.
22. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS<sub>2</sub> Transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.
23. Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multi-Layer MoS<sub>2</sub> Transistors with Scandium Contacts. *Nano Lett.* **2012**, *13*, 100–105.
24. Fang, H.; Chuang, S.; Chang, T. C.; Takeji, K.; Takahashi, T.; Javey, A. High-Performance Single Layered WSe<sub>2</sub> p-FETs with Chemically Doped Contacts. *Nano Lett.* **2012**, *12*, 3788–3792.
25. Bertolazzi, S.; Brivio, J.; Kis, A. Stretching and Breaking of Ultrathin MoS<sub>2</sub>. *ACS Nano* **2011**, *5*, 9703–9709.
26. Wang, H.; Yu, L.; Lee, Y.-H.; Shi, Y.; Hsu, A.; Chin, M. L.; Li, L.-J.; Dubey, M.; Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS<sub>2</sub> Transistors. *Nano Lett.* **2012**, *12*, 4674–4680.
27. Radisavljevic, B.; Whitwick, M. B.; Kis, A. Integrated Circuits and Logic Operations Based on Single-Layer MoS<sub>2</sub>. *ACS Nano* **2011**, *5*, 9934–9938.
28. Lee, H. S.; Min, S.-W.; Park, M. K.; Lee, Y. T.; Jeon, P. J.; Kim, J. H.; Ryu, S.; Im, S. MoS<sub>2</sub> Nanosheets for Top-Gate Non-volatile Memory Transistor Channel. *Small* **2012**, *8*, 3111–3115.
29. He, Q.; Zeng, Z.; Yin, Z.; Li, H.; Wu, S.; Huang, X.; Zhang, H. Fabrication of Flexible MoS<sub>2</sub> Thin-Film Transistor Arrays for Practical Gas-Sensing Applications. *Small* **2012**, *8*, 2994–9.
30. Pu, J.; Yomogida, Y.; Liu, K.-K.; Li, L.-J.; Iwasa, Y.; Takenobu, T. Highly Flexible MoS<sub>2</sub> Thin-Film Transistors with Ion Gel Dielectrics. *Nano Lett.* **2012**, *12*, 4013–4017.
31. Chang, H.-Y.; Yang, S.; Lee, J.; Tao, L.; Hwang, W.-S.; Jena, D.; Lu, N.; Akinwande, D. High-Performance, Highly Bendable MoS<sub>2</sub> Transistors with High-K Dielectrics for Flexible Low-Power Systems. *ACS Nano* **2013**, *7*, 5446–5452.
32. Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and Optoelectronics of Two-Dimensional Transition Metal Dichalcogenides. *Nat. Nanotechnol.* **2012**, *7*, 699–712.
33. Dean, C.; Young, A.; Meric, I.; Lee, C.; Wang, L.; Sorgenfrei, S.; Watanabe, K.; Taniguchi, T.; Kim, P.; Shepard, K. Boron Nitride Substrates for High-Quality Graphene Electronics. *Nat. Nanotechnol.* **2010**, *5*, 722–726.
34. Blake, P.; Hill, E.; Neto, A. C.; Novoselov, K.; Jiang, D.; Yang, R.; Booth, T.; Geim, A. Making Graphene Visible. *Appl. Phys. Lett.* **2007**, *91*, 063124–063126.
35. Kumar, R.; Singh, A. P.; Kapoor, A.; Tripathi, K. N. Fabrication and Characterization of Polyvinyl-Alcohol-Based Thin-Film Optical Waveguides. *Opt. Eng.* **2004**, *43*, 2134–2142.
36. [http://microchem.com/pdf/PMMA\\_Data\\_Sheet.pdf](http://microchem.com/pdf/PMMA_Data_Sheet.pdf).
37. Castellanos-Gomez, A.; Agrait, N.; Rubio-Bollinger, G. Optical Identification of Atomically Thin Dichalcogenide Crystals. *Appl. Phys. Lett.* **2010**, *96*, 213116–213118.
38. Beal, A.; Liang, W.; Hughes, H. Analysis of the Reflectivity Spectra of 3R-WS<sub>2</sub> and 2H-WSe<sub>2</sub>. *J. Phys. C: Solid State Phys.* **1976**, *9*, 2449–2457.
39. Konar, A.; Fang, T.; Jena, D. Effect of High-κ Gate Dielectrics on Charge Transport in Graphene-Based Field Effect Transistors. *Phys. Rev. B* **2010**, *82*, 115452–115458.
40. Ghibaudo, G. New Method for the Extraction of MOSFET Parameters. *Electron. Lett.* **1988**, *24*, 543–545.
41. Wang, H.; Wu, Y.; Cong, C.; Shang, J.; Yu, T. Hysteresis of Electronic Transport in Graphene Transistors. *ACS Nano* **2010**, *4*, 7221–7228.
42. Goossens, A.; Calado, V.; Barreiro, A.; Watanabe, K.; Taniguchi, T.; Vandersypen, L. Mechanical Cleaning of Graphene. *Appl. Phys. Lett.* **2012**, *100*, 073110–073112.
43. Colinge, J.-P. Subthreshold Slope of Thin-Film SOI MOSFETs. *Elec. Dev. Lett., IEEE* **1986**, *7*, 244–246.
44. Van Overstraeten, R. J.; Declerck, G. J.; Muls, P. A. Theory of the MOS Transistor in Weak Inversion-New Method to Determine the Number of Surface States. *Trans. Elec. Dev., IEEE* **1975**, *22*, 282–288.